

09010049 012098

1 This invention relates to systems for, and methods
2 of, recovering digitally modulated television signals from the
3 noise and distortion in coaxial cables. More particularly,
4 this invention relates to systems for, and methods of,
5 recovering quadrature amplitude modulated signals from the
6 noise and distortion in coaxial cables. In these systems and
7 methods, quadrature amplitude modulation is used to transmit
8 the television information. The systems and methods of this
9 invention use digital techniques to recover the quadrature
10 amplitude modulated signals from the noise and distortion in
11 the coaxial cables.

12
13 Modern digital telecommunication systems are
14 operating at ever-increasing data rates to accommodate
15 society's growing demands for information exchange. However,
16 increasing the data rates, while at the same time
17 accommodating the fixed bandwidths allocated by the Federal
18 Communications Commission (FCC), requires increasingly
19 sophisticated signal processing techniques. Since low cost,
20 small size and low power consumption are important in the
21 hardware implementations of such communications systems,
22 custom integrated-circuit solutions are important in achieving
23 these goals.

24
25 Next-generation digital television systems such as
26 proposed cable television (CATV) and high-definition
27 television (HDTV) will rely on transceivers to deliver data at
28 rates in excess of thirty megabits per second (30 Mb/s).
29 Quadrature amplitude modulation (QAM) techniques, used in
30 high-speed modems and digital radio systems, represent a
31 promising transmission format for CATV and HDTV systems. In
32 quadrature amplitude modulation (QAM) systems, a pair of

09819049.012098

1 amplitude modulated signals having a quadrature (90°) phase
2 relationship to each other are summed to transmit the
3 television signals through the coaxial cable.

4
5 There are problems in the use of quadrature
6 amplitude modulation for CATV and HDTV systems. One
7 significant problem is that a considerable amount of noise and
8 distortion is generated in the coaxial cables. Such
9 distortion may result in CATV systems in part from impedance
10 mismatches and reflections from unterminated stubs. In HDTV
11 systems, the distortion may result in part from multi-path
12 reflections. Such distortion is so significant that it
13 impairs a good reception of the television signals.

14
15 Until now, analog systems have been proposed to
16 recover the quadrature amplitude modulated data from the
17 analog CATV and HDTV signals in the coaxial cables. Such
18 systems have been disadvantageous because they have not been
19 able to eliminate a significant amount of the noise and
20 distortion in the coaxial cables. Even with their
21 inefficiencies, they have required large amounts of power and
22 considerable space.

23
24 This invention recovers the quadrature amplitude
25 modulated data by using digital techniques. The current
26 embodiment of the invention uses only three (3) integrated
27 circuit chips to provide such recovery. The invention
28 recovers the quadrature amplitude modulated data while
29 eliminating substantially all of the noise and distortion in
30 the coaxial cables. The invention also provides for an
31 increased speed of operation, thereby being capable of
32 handling television signals transmitted at increased baud

1 rates. The three (3) integrated circuit chips consume a
2 relatively low amount of power and occupy a relatively small
3 space. Steps are now being taken to provide in a single chip
4 the system now provided in three (3) chips. This chip will
5 occupy even less space and consume less power than the three
6 (3) chip system.

7
8 In one embodiment of the invention, analog signals
9 encoded with quadrature amplitude modulation (QAM) pass
10 through a coaxial cable at a particular baud rate. The analog
11 signals have a carrier frequency individual to the TV station
12 being received. These signals are mixed with signals from a
13 variable frequency oscillator to produce signals at a
14 particular intermediate frequency (IF). An analog-digital
15 converter (ADC) converts the intermediate frequency (IF)
16 signals to corresponding digital signals which are demodulated
17 to produce two digital signals having a quadrature phase
18 relationship.

19
20 After being filtered and derotated, the two digital
21 signals pass to a symmetrical equalizer including a feed
22 forward equalizer (FFE) and a decision feedback equalizer
23 (DFE) connected to the FFE in a feedback relationship. The
24 DFE may include a slicer providing amplitude approximations of
25 increasing sensitivity at progressive times. Additional
26 slicers in the equalizer combine the FFE and DFE outputs to
27 provide the output data without any of the coaxial cable noise
28 or distortions.

29
30 The equalizer outputs and initially the derotation
31 outputs, and the slicer outputs, servo (1) the oscillator to
32 obtain the IF frequency, (2) the ADC sampling clock to obtain

1 the digital conversion at a rate having a particular
2 relationship to the particular baud rate and (3) the
3 derotator. The servos may have (1) first constants initially
4 after the selected TV channel is changed and (2) second time
5 constants thereafter. The ADC gain is also servoed (1)
6 initially in every ADC conversion and (2) subsequently in
7 every nth ADC conversion where $n = \text{integer} > 1$. The above
8 recover the QAM data without any of the noise or distortion in
9 the coaxial cable.

10
11 In the drawings:

12 Figure 1 is a diagram schematically illustrating a
13 system for transmitting analog television signals (video and
14 audio) from a selected one of a number of channels or stations
15 through a coaxial cable for reception by a subscriber, the
16 analog signals having been encoded using quadrature amplitude
17 modulation;

18 Figures 2A and 2B collectively constitute a circuit
19 diagram, primarily in block form, of a system constituting one
20 embodiment of the invention for recovering the quadrature
21 amplitude modulated signals from the noise and distortion in
22 the coaxial cable;

23 Figure 3 is a schematic diagram illustrating how a
24 cosine signal is generated in one of the stages of Figure 2 on
25 a digital basis;

26 Figure 4 is a simplified schematic diagram
27 illustrating how the derotator and equalizer included in the
28 embodiment of Figures 2A and 2B produce an undistorted
29 quadrature amplitude modulation constellation corresponding to
30 the quadrature amplitude modulation signal generated by the
31 transmitting station;
32

1 Figure 5 is a circuit diagram, primarily in block
2 form, illustrating in additional detail data and error slicer
3 stages in an equalizer chip shown in Figure 2A;

4 Figure 6 is a chart further illustrating the
5 possible output values of the slicer when operating in a 64-
6 QAM mode;

7 Figure 7 is a schematic diagram illustrating how
8 certain closed loop servos included in the embodiment of
9 Figures 2A and 2B operate when the equalizer chip shown in
10 Figure 2 provides a QAM constellation with a phase rotation
11 displaced from the QAM constellation transmitted through the
12 coaxial cable by the selected station;

13 Figure 8 is a curve further illustrating how the
14 closed loop servos included in the embodiment of Figures 2A
15 and 2B operate when the equalizer chip shown in Figure 2A
16 provides a QAM waveform with a sampling phase displaced from
17 the ideal sampling phase generated by the transmitting
18 station; and

19 Figure 9 illustrates how filters included in the
20 equalizer chip shown in Figure 2 produce different parts of
21 the composite QAM signal which is free of the distortion in
22 the coaxial cable.

23
24 In one embodiment of the invention, a plurality of
25 television stations or channels 10 (Figure 1) are provided to
26 transmit television signals (video and audio) through a
27 coaxial cable 12 to a receiver (not shown). Each of the
28 television channels 10 provides a carrier signal at a
29 frequency individual to such channel. The carrier frequency
30 for the lowest one of the stations or channels 10 may be
31 approximately thirty (30) megahertz (30 MHz) and the carrier
32 frequency for the highest one of the stations or channels may

0919049 010090

1 have a value of approximately seven hundred and fifty
2 megahertz (750 MHz). The separation in frequency between
3 adjacent pairs of channels may be approximately six megahertz
4 (6 MHz).

5
6 The television signals (video and audio) are
7 digitally compressed and encoded and transmitted through the
8 coaxial cable 12 using quadrature amplitude modulation. The
9 television signals modulated as described above are
10 transmitted through the coaxial cable 12 at a particular baud
11 rate. The signals may be compressed by an amount depending
12 upon the baud rate.

13
14 A system as described above is well known in the
15 art. Such a system is being proposed to transmit cable
16 television (CATV) signals and is proposed for use to transmit
17 high definition television signals (HDTV) through a coaxial
18 cable such as the cable 12.

19
20 As the modulated television signals are transmitted
21 through the coaxial cable 12, noise and distortion develop in
22 the coaxial cable. The distortion may develop from a number
23 of factors. For example, the distortion may develop in cable
24 television systems from impedance mismatches and reflections
25 from unterminated stubs. In high definition broadcast
26 television signals, the distortion may result from multi-path
27 reflections. The distortion in the coaxial cable 12 is so
28 significant that it may prevent the QAM signal from being
29 recovered. The QAM signal has to be recovered in order for
30 the television signals (audio and video) to be processed in
31 the set-top box.

32

00810449.01-10098

1 This invention provides a system for, and method of,
2 processing the analog signals in the coaxial cable 12 for any
3 selected one of the individual channels 10 to recover the
4 quadrature amplitude modulated data for such channel from the
5 noise and distortion in the coaxial cable. When the
6 quadrature amplitude modulated data has been recovered by the
7 system of this invention, the television signals (video and
8 audio) for the selected channel 10 can be processed by known
9 techniques to obtain the image and the sound being transmitted
10 in that channel.

11
12 The analog signals in the coaxial cable 12 are
13 introduced to a mixer/filter 16 and an oscillator 14 having a
14 variable frequency. The oscillator 14 may preferably be a
15 voltage controlled oscillator whose frequency is varied in
16 accordance with variations in the voltage introduced to the
17 oscillator. As will be described subsequently, the voltage
18 introduced to the oscillator 14 is varied to have the
19 frequency of the oscillator be separated by an intermediate
20 frequency (IF) such as five megahertz (5MHz) from the
21 individual one of the channels or stations 12 selected at any
22 instant. These signals are mixed in a mixer/filter 16 with
23 the carrier signals in the coaxial cable 12 to produce the
24 intermediate frequency (IF) signal of five megahertz (5MHz).

25
26 The IF analog signals are then introduced to an
27 analog-to-digital converter 18 (Figures 1 and 2A). As will be
28 seen subsequently, the converter 18 operates on the analog
29 signals at four (4) times the baud rate of the selected one of
30 the channels 10 and converts the analog signals to digital
31 signals at this baud rate. The digital signals are then
32 introduced to a pair of multipliers 20 and 22 in Figure 2A.

1 The multiplier 20 multiplies the digital signals by a cosine
2 function and the multiplier 22 multiplies the digital signals
3 by a sine function. The multiplication by the cosine function
4 occurs from a phase standpoint at progressive 90° intervals.
5 Thus the multiplication occurs with successive digital values
6 of +1,0,-1,0,+1,0,-1,0, etc. In like manner, the
7 multiplication of the digital signals by the sine function
8 occurs at 90° intervals as by successive digital values of
9 0,+1,0,-1,0,+1, 0,-1, etc. The sine and cosine functions
10 formulated as specified above are shown in Figure 3. The sine
11 function is shown in a solid line and the cosine function is
12 shown in broken lines.

13
14 Since the multiplication by each of the sine and
15 cosine functions occurs at four times the baud rate, each of
16 the multipliers 20 and 22 produces signals at a frequency four
17 (4) times the baud rate. The signals from the multipliers 20
18 and 22 are respectively introduced to canonic signed digit low
19 pass filters 24 and 26. Such low pass filters are well known
20 in the art. For example, they are disclosed in an article
21 entitled "A 200 MHz, All-Digital QAM Modulator and Demodulator
22 in 1.2-um CMOS for Digital Radio Applications" written by
23 Bennett C. Wong and Henry Samueli and published in the IEEE
24 Journal of Solid-State Circuits in December 1991. One
25 advantage of such a low pass filter is that it employs a
26 series of adders rather than multipliers as in other filters.
27 Adders are distinctly advantageous over multipliers because
28 they are considerably less complicated in construction and
29 operation than multipliers. This provides for simplicity in
30 the construction and operation of the low pass filters and for
31 a minimal dissipation of power in the filters.

09819049-012098

1 signals. This may be seen from Figure 4 where four (4)
2 columns and four (4) rows are shown and where Q is shown on
3 the horizontal axis and I is shown on the vertical axis. When
4 the phases of I and Q are properly aligned, the QAM
5 constellation will have the relationship shown in Figure 4.
6 In this relationship, the I values have a perpendicular
7 relationship and are stationary and the Q values have a
8 horizontal relationship and are stationary. If the phases of
9 I and Q are not properly aligned with the transmitted QAM
10 constellation, the I and Q constellation will spin at a rate
11 dependent upon the differences in phase between the I and Q
12 constellation on the one hand and the transmitted QAM
13 constellation in the coaxial cable 12 on the other hand.

14
15 The stages 20, 22, 24, 26, 28, 30 and 32 have been
16 included in an integrated circuit chip generally indicated at
17 34 in Figure 2A. This chip is designated in Figure 2A as QAM
18 DEMOD CHIP and is shown in broken lines. The signals from the
19 phase derotator 32 in the integrated circuit chip 34 pass
20 through the lines 36 and 38 to a feed forward equalizer (FFE)
21 40 in an integrated circuit chip generally indicated at 42.
22 The chip 42 is designated in Figure 2 as an "EQUALIZER CHIP"
23 and is shown in broken lines. A suitable feed forward
24 equalizer 40 is disclosed in an article entitled "A 100 MHz,
25 5MBAud Decision Feedback Equalizer for Digital Television
26 Applications" written by Robindra B. Joshi and Henry Samuelli
27 and published in the IEEE International Solid-States Circuits
28 Conference on February 16, 1994. The feed forward equalizer
29 40 may perform either a T-spaced function or a T/2-spaced
30 function.

1 The rate of occurrence of the outputs from the feed
2 forward equalizer 40 is divided in the chip 42 by a pair of
3 stages 44 and 46. Each of these divisions is by a factor of
4 two (2). This causes the digital signals from the dividers 44
5 and 46 to have the baud rate of the analog signals introduced
6 to the converter 18. The signals from the dividers 44 and 46
7 are respectively introduced to adders 48 and 50 as are outputs
8 from a decision feedback equalizer 52. The adders 48 and 50
9 and the decision feedback equalizer 52 are included in the
10 equalizer chip 42. The decision feedback equalizer 52 and the
11 combination of the stages in the equalizer chip 42 are
12 considered to be new to this invention.

13
14 The adder 48 adds the outputs of the feed forward
15 equalizer 40 and the decision feedback equalizer 52 to provide
16 an output which is introduced to a slicer 54. This addition
17 may be seen from Figure 9. As will be seen, a composite
18 signal generally indicated at 51 is shown as being comprised
19 respectively of left and right halves 51a and 51b. The feed
20 forward equalizer 40 may be considered to correct for
21 distortions in the left half 51a of the composite signal 51
22 and the decision feedback equalizer 52 may be considered to
23 correct for distortions in the right half 51b of the composite
24 signal 51. The adder 48 accordingly provides the binary value
25 of the composite signal 51.

26
27 The outputs from the adders 48 and 50 are shown in
28 Figure 2A as being respectively introduced to a pair of
29 slicers 54 and 56. Slicers such as the slicers 54 and 56 are
30 considered to be known in the art. Each of the slicers 54 and
31 56 operates to provide a plurality (such as eight (8)) of
32 progressive values and to determine the particular one of the

1 eight (8) values closest to the output of the associated
2 adder. For example, the slicer 54 selects a particular one of
3 the eight (8) values closest to the output of the adder 48 and
4 then provides this output on a line 58. Similarly, the slicer
5 56 selects a particular one of the eight (8) values closest to
6 the output of the adder 50 and then provides this output on a
7 line 60. The slicers 54 and 56 are included in the integrated
8 circuit chip 42.

9
10 As will be seen in Figure 2A, the stages on the
11 integrated circuit chip 42 are symmetrical with respect to the
12 I and Q channels. The symmetry is provided because of the
13 symmetrical relationship of the stages 44, 48 and 54 between
14 the equalizers 40 and 52 and the stages 46, 50 and 56 between
15 the equalizers. The symmetrical relationship of the stages in
16 the integrated circuit chip 42 facilitates an optimal
17 detection of the quadrature amplitude modulated signals on the
18 lines 58 and 60 with much less complexity than an asymmetrical
19 structure. The symmetrical structure is practical when the
20 analog-digital converter 18 operates on the IF signal. When
21 the analog-digital converter operates on the baseband I and Q
22 signals, an asymmetrical structure is required. This
23 increases the complexity of the hardware.

24
25 Figure 5 illustrates certain of the stages in Figure
26 2A in additional detail. Figure 5 shows the adder 48 and the
27 slicer 54 also shown in Figure 2A. Figure 5 also shows the
28 output from the feed forward equalizer 40 on a line 62 and the
29 output from the decision feedback equalizer 52 on a line 64,
30 both of these outputs being introduced to the adder 48. As in
31 Figure 2A, the output of the adder 48 is shown as being
32 introduced to the slicer 54. The output of the adder 48 is

values, this time to eight (8). The slicer 66 then determines the individual one of the eight (8) progressive binary values closest to the adjusted input to the slicer 66 and selects this individual one of the progressive binary values as the new adjusted output from the slicer 66. If the receiver is operating in the 256-QAM mode, then, after another fixed period of time preset by the microprocessor 72, the slicer 66 again repeats this procedure, but this time with sixteen (16) progressive values in the slicer 66.

In this way, the slicer 66 initially provides a coarse control and, in subsequent time periods preset by the microprocessor 72, provides controls of progressively increasing sensitivity. These controls of progressively increasing sensitivity are fed by the slicer 66 to the stage 70, which produces the error signal that is fed back to the feed forward equalizer 40 and the decision feedback equalizer 52 to control the operation of coefficient updating loops in the equalizers. Upon each such feedback, the feed forward equalizer 40 and the decision feedback equalizer 52 adjust the values of the binary filter coefficients in the equalizers to provide an output of progressively increasing accuracy from the slicer 54.

Although the discussion above has centered specifically on the adder 48, the slicer 66 and the slicer 54, it will be appreciated that similar operations may be provided for a slicer (corresponding to the slicer 66) associated with the adder 50 and the slicer 56 to provide an output of progressively increasing accuracy from the slicer 56. As a result, the slicers 54 and 56 progressively provide, at successive instants of time, in-phase (I) and quadrature (Q)

09819049.042098

1 this invention for regulating the gain of the input to the
2 analog-digital converter 18 in this invention.

3
4 The AGC discriminant stage 76 initially provides a
5 determination of the digital value (after conversion from
6 analog) at a rate four (4) times the rate of the baud samples.
7 This stage provides a close regulation of the gain in the
8 analog signals. After a fixed time preset by the
9 microprocessor 72, the AGC discriminant stage 76 provides a
10 determination of the digital value (after conversion from
11 analog) in every nth baud sample where n is an integer greater
12 than one (1) and is preset by the microprocessor 72 (Figure
13 2B).

14
15 The AGC discriminant stage 76 is able to operate in
16 every nth sample because the stage has previously provided a
17 strong (or coarse) regulation by determining and regulating
18 the digital value at a rate four (4) times the rate of the
19 baud samplings. Providing the determination in every nth baud
20 sample after this initial strong (or coarse) regulation is
21 desirable because it minimizes the consumption of power and
22 because the circuitry for providing the determination in every
23 nth baud sample is simpler than the circuitry for providing
24 the determination at a rate four (4) times the rate of the
25 baud samples.

26
27 The output from the AGC discriminant stage 76 is
28 introduced to the accumulator 78 which operates to sum and
29 average this output with the previous outputs from the stage
30 76. The multiplier 80 then multiplies the output from the
31 accumulator 78 by a constant value b_0 preset by the
32 microprocessor 72. The constant b_0 is initially set by the

1 microprocessor 72 at a first fixed value. This first value
2 for the constant b_0 is set so that the servo 74 can provide
3 strong (or coarse) adjustments after the television station or
4 channel 10 desired to be viewed has been changed.

5
6 After a fixed period of time preset by the
7 microprocessor 72, the constant b_0 is changed by the
8 microprocessor 72 to a second value. This second value of the
9 constant b_0 provides for a weaker regulation than the first
10 value of the constant b_0 . This weaker regulation is quite
11 satisfactory because of the previously strong (or coarse)
12 regulation during the period of the first value of the
13 constant. The output of the multiplier 80 is converted to an
14 analog value by the converter 82. This analog value is used
15 to regulate the gain of the analog signals introduced to the
16 input to the analog-digital converter 18.

17
18 Another closed loop servo, generally indicated at 84
19 in Figure 2B, corrects for the frequency of the variable
20 frequency oscillator 14 (e.g. voltage controlled oscillator)
21 to provide the oscillator with a frequency which differs from
22 the carrier frequency for the selected station 10 by the
23 intermediate frequency of five megahertz (5 MHz). In this
24 way, a constant intermediate frequency can be provided
25 regardless of which one of the stations 10 in the plurality is
26 selected. The servo 84 includes an intermediate frequency
27 (IF) carrier phase detector 86 having inputs respectively
28 connected initially to the two (2) output lines 36 and 38 from
29 the derotator 32 in Figure 2A. The output lines 36 and 38 are
30 respectively designated as IDEROT and QDEROT in Figure 2A.
31 Inputs to the intermediate carrier phase detector 86 are also
32

1 respectively connected to the output lines 58 and 60 from the
2 slicers 54 and 56.

3
4 As will be seen, the phase detector 86 has four (4)
5 inputs. Two of these inputs may be considered as decision
6 values and are obtained from the output lines 58 and 60.
7 These decision values may be respectively designated as \hat{I} and
8 \hat{Q} . The outputs from the lines 36 and 38 may be respectively
9 designated as I and Q. The four (4) inputs may be combined to
10 obtain the following outputs:

$$11 \quad I\hat{Q}$$

$$12 \quad Q\hat{I}$$

13 These two (2) values are subtracted from each other as
14 follows:

$$15 \quad I\hat{Q} - Q\hat{I}$$

16
17 When there is no phase error in the output signals on the
18 lines 58 and 60 relative to the ideal QAM constellation as
19 shown in Figure 4, $I\hat{Q} - Q\hat{I} = 0$. When $I\hat{Q} - Q\hat{I}$ is different
20 from zero (0), the magnitude of this difference represents the
21 amount of the phase error in the output signals on the lines
22 58 and 60 relative to the ideal QAM constellation.

23
24 The phase error signal $I\hat{Q} - Q\hat{I}$ may be simplified in
25 hardware by instead computing the following phase error term

$$26 \quad \text{sgn} [I \text{sgn} (\hat{Q}) - Q \text{sgn} (\hat{I})]$$

27 where the designation "sgn" in front of a term indicates
28 whether the term is positive or negative. This simplified
29 phase error term can be computed without the need for
30 multiplications. This greatly simplifies the hardware
31 implementation.
32

As previously described, the decision values \hat{Q} and \hat{I} correspond to an individual one of a number of binary values. For example, Figure 6 indicates four (4) binary values between zero (0) and plus seven (+7) and four (4) binary values between zero and minus seven (-7). One of these binary values is indicated at 89 in Figure 7 for the case of 4-QAM. If there is a phase error between the outputs on the lines 58 and 60 and the ideal QAM constellation represented by the circles in Figure 7, the I and Q outputs of the phase derotator 32 may be shifted to a position 91 in Figure 7. As will be seen, this shift to the position 91 causes I to have an error indicated at 93 in Figure 7 and Q to have an error indicated at 95 in Figure 7. The phase detector 86 detects the difference 93 in the position between I and \hat{I} along the vertical axis and the difference 95 in the position Q and \hat{Q} along the horizontal axis computes the phase error denoted by γ in Figure 7.

The above phase detector technique is used in conjunction with a sweep circuit to obtain an initial coarse acquisition of the QAM signal. The sweep circuit is implemented under the control of the microprocessor 72 which provides a small positive or negative offset value at the input of an accumulator 88 in Figure 2B. This offset causes the accumulator output to either ramp up or down depending on whether the offset was positive or negative. A digital-analog converter 96 converts these binary numbers to a ramping voltage which controls the variable frequency oscillator 14. This enables the oscillator 14 to sweep through a range of frequencies and thus match up exactly with the carrier frequency of the incoming QAM signal.

After a fixed period of time preset by the microprocessor 72, the phase detector technique is changed to provide a more precise, fine resolution, phase tracking capability. The fine resolution phase tracking algorithm is computed as

$$e_I \hat{Q} - e_Q \hat{I}$$

where e_I is the I channel slicer error on the line 71, and e_Q is the channel slicer error 56 on a line corresponding to the line 71. The phase error computation specified in the equation immediately above is similar to the coarse acquisition technique except that I and Q have been respectively replaced by e_I and e_Q . The fine resolution phase error signal $e_I \hat{Q} - e_Q \hat{I}$ may be simplified in hardware by instead computing the following phase error term

$$e_I \text{sgn}(\hat{Q}) - e_Q \text{sgn}(\hat{I})$$

This simplified phase error term can be computed without the need for multiplications. This greatly simplifies the hardware implementation. In these equation, the designation "Sgn" in front of a term indicates whether the term is positive or negative.

The output from the detector 86 is introduced to a pair of stages connected in parallel in Figure 2B. One of these stages constitutes the accumulator 88 and the other stage constitutes a multiplier 90. The multiplier 90 is multiplied by a constant a_1 which is preset by the microprocessor 72. The multiplier 90 in effect damps the output of the accumulator 88 by a factor dependent upon the value of the constant a_1 . The accumulator 88 and the multiplier 90 provide outputs which are combined in an adder 92. The output from the adder 92 is introduced to a multiplier 94 which multiplies this output by a constant b_1

1 preset by the microprocessor 72. The output of the multiplier
2 94 is introduced to a digital-analog converter 96 which is
3 well known in the art. For example, the converter 96 may be a
4 delta-sigma type of converter. Stages such as the stages 88,
5 90, 92, 94 and 96 may be individually well known in the art
6 but not in the environment shown in Figures 2A and 2B.

7
8 The servo 84 is shown as having two constants a_1 and
9 b_1 . Actually, each of these constants may have two (2)
10 values. One of these values for each of the constants a_1 and
11 b_1 may be provided by the microprocessor 72 for a fixed period
12 of time after a change in the selection of the station or
13 channel 10 to be viewed. In effect, these first values
14 provide a coarse control over the frequency of the oscillator
15 14. After a fixed period of time preset by the microprocessor
16 72, each of the constants a_1 and b_1 is changed to a second
17 value. In effect, this provides a fine control over the
18 selection of the frequency in the oscillator 14. It will be
19 appreciated that each of the first and second values of the
20 constant a_1 may be different from each other and from the
21 first and second values of the constants b_0 and b_1 . This is
22 also true of the other constants which will be discussed
23 subsequently.

24
25 The digital signals on the output lines 36 and 38
26 and on the output lines 58 and 60 are initially introduced to
27 the phase detector 86 to provide a strong, but coarse, control
28 over the phases of the signals $\cos \phi$ and $\sin \phi$. This control
29 is particularly strong (or coarse) since the output of the
30 derotator 32 is used to regulate the input to the derotator.
31 After a fixed period of time preset by the microprocessor 72,
32 the phase detector 86 receives the error output 71, and the

1 slicer error output on the line associated with the slicer 56
2 and corresponding to the line 71 and also receives the outputs
3 on the lines 58 and 60. This provides a fine resolution phase
4 control because, after equalizer convergence, the slicer error
5 on the line 71 and the slicer error on the line corresponding
6 to the slicer 71 are very precise.

7
8 The output of the detector 86 is also introduced to
9 a filter stage consisting of an accumulator 104 and a
10 multiplier 110. The output of the multiplier 110 is a
11 filtered phase error term ϕ which is applied to the phase
12 derotator blocks 32 and 34 to decrease the difference in phase
13 between the signals from the derotator 32 and the QAM
14 constellation.

15
16 The stage 110 multiplies the output from the
17 accumulator 104 by a constant b_2 . The constant b_2 has a first
18 value preset by the microprocessor 72. After a fixed period
19 of time preset by the microprocessor 72, the constant b_2 has
20 another value. These different values are provided so that
21 the servo 86 will be initially able to adapt on a coarse basis
22 to a change in the station or channel 10 selected and the
23 servo 100 will subsequently be able to operate on a fine basis
24 to regulate the phases of the signals $\cos \phi$ and $\sin \phi$.
25 Furthermore, the I Derot and Q Derot signals respectively on
26 the lines 36 and 38 initially provide a coarse control in the
27 operation of the servos 84 and 100 when combined with the
28 signals on the lines 58 and 60. Subsequently, the I error
29 signals on the line 71 from the slicer 66 and the
30 corresponding error signals on the line corresponding to the
31 line 71 from the slicer corresponding to the slicer 66 provide
32

1 a fine control in the operation of the servos 84 and 100 when
2 combined with the signals on the lines 58 and 60.

3
4 The overall carrier tracking servo loop thus
5 consists of two servos operating in parallel. The first servo
6 84 is a relatively slow reacting loop since it feeds all the
7 way back to the variable frequency oscillator 14. The second
8 servo 100 is a fast reacting loop which can track very rapid
9 fluctuations in the phase of the incoming QAM signal. Each of
10 these servos is considered to be an important feature of the
11 invention. The combination of these servos in the manner
12 described above is also considered to be an important feature
13 of this invention.

14
15 Another closed loop servo generally indicated at 112
16 in Figure 2B regulates the rate at which the analog-digital
17 converter 18 converts the analog signals in the coaxial cable
18 12 to digital signals. This rate is regulated so that the
19 digital conversion will occur at four (4) times the baud rate
20 of the analog signals in the coaxial cable 12. The servo 112
21 includes the same stages as the servo 84. For example, a baud
22 phase detector 114 receives the digital signals on the lines
23 36 and 38 and the lines 58 and 60 and computes a sampling
24 phase error which is filtered as at 116, 118, 120 and 122 is
25 converted from digital to analog as at 124 and is applied to a
26 variable frequency oscillator 126 (Figure 2A) which generates
27 a master clock M-CLK as at 128 for the system. The two
28 multipliers 116 and 118 in the servo 112 respectively receive
29 constants a_3 and b_3 from the microprocessor 72. Each of these
30 constants a_3 and b_3 initially has a first value and
31 subsequently has a second value as described previously for
32 other constants.

The operation of the baud phase detector 114 can be described by referencing Figure 8. Figure 8 illustrates an example of an I channel waveform 130 with a trajectory that traverses from +1 to -1 and back to +1, thereby crossing zero twice. The Q channel waveform (not shown in Figure 8) has a trajectory similar to that of the I channel waveform 130 shown in Figure 8. The frequency of occurrence of the derotator output samples on the lines 36 and 38 is twice the baud rate. Thus, the time interval between samples is $T/2$ as shown in Figure 8 where T is the reciprocal of the baud rate.

If the analog-digital converter 18 is sampling the received QAM signal perfectly, then the derotator output samples will be +1, 0, -1, 0, +1 as shown in Figure 8. On the other hand, if, for example, the analog-digital converter 18 is sampling too late, then the derotator output samples will be 97a, 97b, 97c, and 97d. The baud phase detector 114 initially determines if a zero crossing has occurred, i.e., it checks to determine if $\text{sgn}[\hat{I}(n)] \neq \text{sgn}[\hat{I}(n-1)]$ where $\hat{I}(n)$ and $\hat{I}(n-1)$ are two consecutive slicer data decisions 132 and 134 in Figure 8. If a zero crossing has occurred, then the baud phase error is $\text{sgn}[\hat{I}(n)] \text{sgn}[\hat{I}(n-1/2)]$ where $\hat{I}(n-1/2)$ is indicated at 136 in Figure 8.

A similar computation is performed on the Q channel derotator output, i.e., if a Q channel zero crossing has occurred, then the Q channel baud phase error is

$$\text{sgn}[\hat{Q}(n)] \text{sgn}[\hat{Q}(n-1/2)]$$

The baud phase detector output can either be the I channel baud phase error, the Q channel baud phase error or the sum of the two:

$$\text{sgn}[\hat{I}(n)] \text{sgn}[\hat{I}(n-1/2)] + \text{sgn}[\hat{Q}(n)] \text{sgn}[\hat{Q}(n-1/2)]$$

1 In the preferred embodiment, the baud phase detector output is
2 chosen as the sum of the I channel and Q channel phase errors.

3
4 In Figure 2A, the variable frequency oscillator 126
5 provides a master clock signal. This signal has a suitable
6 frequency such as approximately eighty (80) megahertz. This
7 is higher than the baud rate. From this master clock,
8 frequencies constituting (a) four (4) times the baud rate, (b)
9 two (2) times the baud rate and (c) the baud rate are
10 generated. These are designated in Figures 2A and 2B as "BAUD
11 CLK 4", "BAUD CLK 2" and "BAUD CLK".

12
13 The system and method described above have certain
14 important advantages. They can optimally detect the
15 quadrature amplitude modulated data transmitted over the
16 coaxial cable 12 with very low complexity. The system and
17 method of this invention detect such quadrature amplitude
18 modulated data in the lines 58 and 60 without being affected
19 by any of the distortions in the coaxial cable 12. The
20 detected data in the lines 58 and 60 can then be processed in
21 a manner well known in the art to recover the television
22 signals (video and audio). The recovered television signals
23 are then processed to provide a television image and the
24 accompanying sound.

25
26 The system and method of this invention employ
27 techniques which have not previously been employed in systems
28 and methods involving quadrature amplitude modulation and
29 which provide for results significantly advanced in relation
30 to the prior art. For example, the system and method of this
31 invention employ digital signal processing techniques to
32 provide on the lines 58 and 60 optimally detected QAM data

The servos described in the previous paragraph have sophistications which further enhance their operation in providing on the output lines 58 and 60 quadrature amplitude demodulated signals free of the noise and distortions in the coaxial cable 12 and corresponding in baud and carrier phase to the phases of the quadrature amplitude modulated signals in the coaxial cable. One of these sophistications for three (3) of the four (4) servos is initially to use the signals on the lines 36 and 38 for regulation and subsequently to use the signals representing the slicer errors on the line 71 and the slicer error on the line corresponding to the line 71 for such regulation.

Another sophistication is the use of two parallel servos for carrier acquisition and tracking. One slow reacting servo controls the IF variable frequency oscillator to track the incoming frequency. The second fast reacting servo controls the phase derotator to track any phase variations on the incoming signal. Both effectively provide controls of frequency, one providing a coarse control and the other providing a fine control.

Another sophistication is to provide individual time constants in the different servos and to provide each of these time constants with a first value for a first period of time after a change in the individual one of the channels 10 selected and then with a second value after the first period of time. All of the sophistications specified in this paragraph and in the previous paragraphs cause each of the servos initially to provide a coarse control and subsequently to provide a fine control.

